BINARY CAM WITH CSC TO REINSTATE ATM SWITCH IN ASYNCHRONUS TRANSFER MODE
For packet forwarding and packet classification in networks such as Internet high speed routers are necessary. Now-a-days CAMs are used for this purpose. The Content Addressable Memory (CAM) is a search engine that uses the content of the word to search in the memory. The CAM use up more power during every search operation. Hence, it is vital to reduce power consumption in CAMs. search buss and match buss in CAMs are the major sources of power consumption. Hence, in my project current control blocks are added to each match buss to reduce power consumption. Also parity bits are used find the matched word and reduce the comparison with the miss-matched word. By this way the total power consumption in CAM is reduced to 0.009watts when compared with already existing schemes. CAMs can be used in Asynchronous Transfer Mode (ATM) switching network components as a translation table. CAM can act as an address translator in an ATM switch and perform the VPI/VCI translation very quickly. During the translation process, the CAM takes incoming VPI/VCI values in ATM cell headers and generates addresses that access data in an external RAM.
Dejan Georgiev PhD Student, Faculty of Electrical and Information Technologies- Skopje, Macedonia (2013), ‘Low Power Concept For Content addressable Memory (Cam) Chip Design’ International Journal of Advanced Research in Electrical, Electronics and In-strumentation Engineering Vol. 2, Issue 7, July 2013.
Isamu Hayashi, Teruhiko Amano, Naoya Watanabe, Yuji Yano, Yasuto Kuroda, Masaya Shirata, Katsumi Dosaka, Koji Nii, Senior Member, IEEE, ‘A 250-Mhz 18-Mb Full Ternary Cam With Low-Voltage match bus Sensing Scheme In 65-Nm CMOS’. This article has been accepted for inclusion in a future issue of this journal.
Kostas Pagiamtzis, Student Member, IEEE, and Ali Sheikholeslami, Senior Member, IEEE (IEEE 2006), ‘Con-tent-Addressable Memory (CAM) Circuits And Architec-tures: A Tutorial And Survey’, IEEE JOURNAL OF SOL-ID-STATE CIRCUITS, VOL. 41, NO. 3, MARCH 2006.
Wai-Kai Chen (2007), ‘The VLSI HANDBOOK’ CRC Press , Second Edition.
Sensing Anh-Tuan Do, Shoushun Chen, Zhi-Hui Kong, and Kiat Seng Yeo,’ A High Speed Low Power CAM With a Parity Bit and Power-Gated ML ‘, IEEE Transac-tion January 2013.
Yen-Jen Chang, Member, IEEE, Kun-Lin Tsai, Member, IEEE, and Hsiang-Jen Tsai,(IEEE 2013), ‘Low Leakage TCAM For IP Lookup Using Two-Side Self-Gating’, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 60, NO. 6, JUNE 2013.
Scott Beamer, Mehmet Akgul, University of California, Berkeley,’ Design of a Low Power Content Addressable Memory (CAM)’ May 7, 2009.
Pedro Reviriego, Salvatore Pontarelli, Juan Antonio Maestro, and Marco Ottavi (IEEE 2013),’ Reducing the Cost of Implementing Error Correction Codes in Content Addressable Memories’, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 60, NO. 7, JULY 2013
- There are currently no refbacks.